

WHAT IS CLAIMED IS:

0041010100
51
33

1 1. A method of in circuit emulation of an integrated
2 circuit including a digital data processor capable of
3 executing program instructions, comprising the steps of:
4 detecting a first debug event during normal program
5 execution;
6 upon detection of the first debug event suspending
7 program execution except for at least one type interrupt
8 service routine executed in response to a corresponding
9 interrupt;
10 incrementing a debug frame counter upon each interrupt;
11 decrementing the debug frame counter upon each return
12 from interrupt; and
13 detecting at least one second debug event during an
14 interrupt service routine;
15 upon detection of the second debug event suspending
16 program execution of the interrupt service routine while
17 permitting execution of other interrupt service routines in
18 response to corresponding interrupts; and
19 storing the count of said debug frame counter upon each
20 second debug event.

1 2. The method of claim 1, wherein said integrated
2 circuit includes a plurality of debug event detectors, and
3 wherein:
4 said step of detecting a first debug event occurs at a
5 first one of the plurality of debug event detectors;
6 said step of detecting a second debug event occurs at a
7 second one of the plurality of debug event detectors; and

8 said step of storing the count of said debug frame
9 counter occurs at said second one of the plurality of debug
10 event detectors.

1 3. The method of claim 2, further comprising:
2 determining an order of interrupts triggering second
3 debug events by reading said stored count of said debug frame
4 counter from each of said debug event detectors.

09481853.01.1400